|
Abstract
|
In this paper, a new universal technique based on the unique-size MOS transistors
is proposed to resolve the analog circuit design bottlenecks imposed by nowadays
modern technology downscaling. The method called here “distributedMOS (DMOS)
technique” not only permits utilizing minimum-size transistors for analog circuit
design, but also paves the way to emerging new generation of modern circuits and
systems. It is proved that employing the proposed technique helps the optimum performance
of the circuit to be preserved, regardless of minimum-size MOS transistors’
narrow channel effect and channel length modulation. This capability is anticipated to
be logically maintained for even smaller transistors offered by future technology. The
threshold and early voltage variations versus the MOS transistor channel width and
length are investigated by numerical analysis of the data achieved from TSMC library
for 180-nm technology using Cadence software, and the result uncertainty ascribed
to them exhibited an excellent agreement with the initially developed extended MOS
model.Higher linearity with lowerTHDis interestingly achieved for the newapproach.
The excellent conformity among the simulation and post-layout results verified the
efficiency of the proposed design technique in practical circumstances.
|